# **Digital Signal Processor FACET Board** 585736 (91031-20)



**LabVolt Series** 

Datasheet



<sup>\*</sup> The product images shown in this document are for illustration purposes; actual products may vary. Please refer to the Specifications section of each product/item for all details. Festo Didactic reserves the right to change product images and specifications at any time without notice.

# **Table of Contents**

General Description	
Topic Coverage	3
Features & Benefits	3

© Festo Didactic 2


### **General Description**

The Digital Signal Processor circuit board introduces students to the vast field of digital signal processing and DSP applications. This module is built around a modern DSP and includes all of the peripherals and accessories required to run multiple DSP applications.

A version of Code Composer Studio, a typical Integrated Development Environment (IDE) used to develop, debug, and compile DSP applications, is bundled with the module. The source code for the applications used in the courseware is also included.

The courseware covers the basic concepts of digital signal processing, as well as DSP architectures, memory, addressing, I/O, and peripherals. It also presents several essential aspects of real-time DSP processing, such as sampling, A/D and D/A conversion, and the fast Fourier transform. Practical techniques such as the use of library functions, DSP application optimization, and digital filtering algorithms, are also covered in the courseware.

The module can be used either with the FACET base unit or without the base unit as a stand-alone trainer. To use the module as a stand-alone trainer, an external +15 V / -15 V dc power source is required to power the circuit board through 4 mm input jacks.



Through a USB port with a computer, a Windows-based software (debugger) allows for a direct interraction with the program DSP registers, memory, and peripherals.

## **Topic Coverage**

- Familiarization with DSPs and DSP programming, Overview of the DSP Circuit Board, The Integrated Development Environment (IDE) and Project Structure
- DSP Architecture, Processor Arithmetic, The Data Computation Unit, Memory, Addressing
- I/O and Peripherals, An Application Using I/Os and Peripherals
- DSP Real-time Processing, Sampling and Analog-to-Digital/Digital-to-Analog Conversion, The Fast Fourier transform (FFT), Optimizing DSP applications
- Signal Processing Applications, FIR and IIR Filters

#### **Features & Benefits**

- The module and courseware provide an introduction to DSPs, some typical DSP applications, and how DSPs are programmed. Programming experience may be helpful but is not required to perform the exercises.
- The module features the TMS320C5535 Fixed-Point Digital Signal Processor from Texas Instruments.
- Built-in accessories include a DC source, microphone pre-amplifier, audio amplifier and speaker.

3 © Festo Didactic

• Built-in peripherals include a CODEC for A/D and D/A conversion, an I/O interface with DIP switches and an LCD display, two interrupt pushbuttons, two USB ports, and an auxiliary I/O block.

© Festo Didactic 4

Reflecting the commitment of Festo Didactic to high quality standards in product, design, development, production, installation, and service, our manufacturing and distribution facility has received the ISO 9001 certification.

Festo Didactic reserves the right to make product improvements at any time and without notice and is not responsible for typographical errors. Festo Didactic recognizes all product names used herein as trademarks or registered trademarks of their respective holders. © Festo Didactic Inc. 2025. All rights reserved.

#### **Festo Didactic SE**

Rechbergstrasse 3 73770 Denkendorf Germany

P. +49(0)711/3467-0 F. +49(0)711/347-54-88500

#### **Festo Didactic Inc.**

607 Industrial Way West Eatontown, NJ 07724 United States

P. +1-732-938-2000 F. +1-732-774-8573

#### Festo Didactic Ltée/Ltd

675 rue du Carbone Québec QC G2N 2K7 Canada

P. +1-418-849-1000 F. +1-418-849-1666

#### www.labvolt.com

www.festo-didactic.com